グリッドコンピューティング

2011/10/31 小嶋秀徳 (11M37123 松岡研究室)

紹介論文

Dynamic Load Balancing on Single- and Multi-GPU Systems

IPDPS 2010

(International Parallel and Distributed Processing Symposium)

Long Chen †, Oreste Villa ‡, Sriram Krishnamoorthy ‡, Guang R. Gao †

- † Department of Electrical & Computer Engineering University of Delaware
- **‡ High Performance Computing Pacific Northwest National Laboratory**

Abstract

- The GPUs computational power for many applications.
- The current programming techniques are not sufficient for irregular, and unbalanced workload.
- The serious performance problem with concurrent multiple GPUs execution.
- Task-based dynamic load-balancing solution for single and multi-GPU systems.
- A Finer granularity than current GPU programming APIs
- Micro-benchmarks, Molecular dynamics application
- On single- GPU systems, the solution is more efficiently than the CUDA scheduler for unbalanced workload.
- On multi- GPU systems, the solution achieves near-linear speedup, load balance, and significant performance improvement over techniques based on standard CUDA APIs.

- 1. Introduction
- 2. Related Work
- 3. CUDA Architecture
- 4. System Design
- 5. Implementation and Microbenchmarks
- 6. Case Study: Molecular Dynamics
- 7. Conclusion and Future Work
- 8. References

- 1. Introduction
- 2. Related Work
- 3. CUDA Architecture
- 4. System Design
- 5. Implementation and Microbenchmarks
- 6. Case Study: Molecular Dynamics
- 7. Conclusion and Future Work
- 8. References

Introduction

Problem

- Load balancing and GPU resource utilization are not enough, with the current GPU programming paradigm.
- Conventional GPU programming does not provide sufficient mechanisms to exploit task parallelism in applications

Introduction

Solution

- Task-based fine-grained execution scheme
 - Dynamically balance workload on individual GPUs and among GPUs
 - Utilize the underlying hardware more efficiently
- Mechanisms to enable correct and efficient CPU-GPU interactions while the GPU is computing, based on the current CUDA technology.
- Task queue scheme enables dynamic load balancing at a finer granularity than what is supported in existing CUDA programming paradigm.
- Optimal memory sub-system locations for the queue data structures.
- Implementation of the queue scheme with CUDA.
 - Concurrent host enqueue and device dequeue
 - Wait-free dequeue operations on the device.

Introduction

Result

- Case study: molecular dynamics application
 - Single-GPU: effective utilization of the hardware than the CUDA scheduler, for unbalanced problems
 - Multi-GPU: nearly linear speedup, load balance, and significant performance improvement over alternative implementations based on the canonical CUDA paradigm


- 1. Introduction
- 2. Related Work
- 3. CUDA Architecture
- 4. System Design
- 5. Implementation and Microbenchmarks
- 6. Case Study: Molecular Dynamics
- 7. Conclusion and Future Work
- 8. References


Related Work

- T. Foley and J. Sugerman. Kd-tree acceleration structures for a gpu raytracer. In HWWS'05, pages 15–22, New York, NY, USA, 2005.
- M. Mller, C.and Strengert and T. Ertl. Adaptive load balancing for raycasting of non-uniformly bricked volumes. Parallel Computing, 33(6):406 419, 2007. Parallel Graphics and Visualization.
- D. Cederman and P. T. On Dynamic Load Balancing on Graphics Processors. In GH 2008, pages 57–64, 2008.
- M. Guevara, C. Gregg, and S. K. Enabling task parallelism in the cuda scheduler. In PEMA 2009, 2009.
- M. D. Linderman, J. D. Collins, H. Wang, and T. H. M. Merge: a programming model for heterogeneous multi-core systems. SIGPLAN Not., 43(3):287–296, 2008.
- C. Augonnet, S. Thibault, R. Namyst, and P.-A. Wacrenier. StarPU: A Unified Platform for Task Scheduling on Heterogeneous Multicore Architectures. In Euro-Par 2009, pages 863–874, Delft, Netherlands, 2009.

- 1. Introduction
- 2. Related Work
- 3. CUDA Architecture
- 4. System Design
- 5. Implementation and Microbenchmarks
- 6. Case Study: Molecular Dynamics
- 7. Conclusion and Future Work
- 8. References


CUDA Architecture^[1]





Fermi Streaming Multiprocessor (SM)

- 1. Introduction
- 2. Related Work
- 3. CUDA Architecture
- 4. System Design
- 5. Implementation and Microbenchmarks
- 6. Case Study: Molecular Dynamics
- 7. Conclusion and Future Work
- 8. References



Host process

Task
queue(s)

TB-0

TB-1

TB-2

TB-(B-1)

Figure 1: CUDA programming paradigm

Figure 2: Task queue paradigm

Algorithm 1

Enqueue

```
Data: a task object task, a task queue queue of a capacity of size
Result: task is inserted into queue
  1: repeat
 2: l \leftarrow (end - start + size) \pmod{size}
 3: until l < (size - 1)
 4: queue[end] \leftarrow task
 5: end \leftarrow (end + 1) \pmod{size}
   Dequeue
```

Data: a task queue queue of a capacity of size **Result:** a task object is removed from queue into task 1: repeat 2: $l \leftarrow (end - start + size) \pmod{size}$ 3: until l > 0 4: $task \leftarrow queue[start]$ 5: $start \leftarrow (start + 1) \pmod{size}$

Algorithm 2 Host Enqueue

```
Data: n task objects tasks, n\_queue task queues q, each of a capacity of
     size, i next queue to insert
Result: host process enqueues tasks into q

 n_remaining ← n

 2: if n_remaining > size then
 3:
        n\_to\_write \leftarrow size
 4: else
        n\_to\_write \leftarrow n\_remaining
 6: end if
 7: repeat
 8:
        if q[i].h\_consumed = q[i].h\_written then
 9:
            q[i].d\_tasks\_gm \leftarrow tasks[n - n\_remaining : n -
            n\_remaining + n\_to\_write - 1
10:
            q[i].d\_n\_gm \leftarrow n\_to\_write
11:
            host_write_fence()
12:
            q[i].h.written \leftarrow q[i].h.written + n.to.write
13:
            q[i].d\_written\_gm \leftarrow q[i].h\_written
14:
            i \leftarrow (i+1) \pmod{n\_queues}
15:
            n\_remaining \leftarrow n\_remaining - n\_to\_write
16:
            if n\_remaining > size then
17:
               n\_to\_write \leftarrow size
18:
            else
19:
               n\_to\_write \leftarrow n\_remaining
20:
            end if
21:
        else
           i \leftarrow (i+1) \pmod{n\_queues}
23:
        end if
24: until n_to_write = 0
```

Algorithm 3 Device Dequeue

```
Data: n_queue task queues q, i next queue to work on
Result: TB fetches a task object from q into task_sm

 done ← false

 2: if local\_id = 0 then
 3:
         repeat
            if q[i].d\_consumed\_gm = q[i].d\_written\_gm then
 5:
               i \leftarrow (i+1) \pmod{n\_queues}
 6:
            else
               j \leftarrow fetch\_and\_add(q[i].d\_n\_qm, -1) - 1
 8:
               if j > 0 then
 9:
                   task\_sm \leftarrow q[i].d\_tasks\_gm[j]
10:
                   block_write_fence()
11:
                   done \leftarrow true
12:
                   jj \leftarrow fetch\_and\_add(q[i].d\_consumed\_gm, 1)
13:
                   if jj = q[i].d\_written\_gm then
14:
                      q[i].h\_consumed \leftarrow q[i].d\_consumed\_gm
15:
                      i \leftarrow (i+1) \pmod{n\_queues}
16:
                   end if
17:
               else
18:
                   i \leftarrow (i+1) \pmod{n\_queues}
19:
               end if
20:
            end if
21:
         until done
22: end if
23: block_barrier()
```

Problems

- Copies between the host memory and device memory without interrupting the kernel execution
- Where to keep the queue and associated index variables
- How to guarantee the correctness of the queue operations in this host-device situation
- How to guarantee the correctness on accessing shared objects, if we allow dynamic load balance on the device

Solutions

[2]

- Asynchronous concurrent execution: overlap the host-device data transfer with kernel execution
- Mapped host memory: enable the light-weight queue polling without generating host-device traffic
- Event: asynchronously monitor the device's progress
- Atomic instructions: enable the non-blocking synchronization

- 1. Introduction
- 2. Related Work
- 3. CUDA Architecture
- 4. System Design
- 5. Implementation and Microbenchmarks
- 6. Case Study: Molecular Dynamics
- 7. Conclusion and Future Work
- 8. References

System Environment

- 1 quad-core AMD Phenom II X4 940 processor
- 4 NVIDIA Tesla C1060 GPUs
- 64-bit Ubuntu version 8.10
- NVIDIA driver version 190.10
- CUDA Toolkit version 2.3
- CUDA SDK version 2.3
- GCC version 4.3.2

Implementation and Microbenchmarks

Host-device data transfer




Figure 3: Data transfer time

Implementation and Microbenchmarks Barrier and fence

Time (ns) --block_barrier block_fence (one T/B) block_fence (all Ts) Number of thread blocks

Figure 4: Barrier and fence functions (128Ts/B)

Implementation and Microbenchmarks

Atomic instructions

- One thread in each TB
 - A large number of *fetch-and-add* function-(access)→ Global memory address

327 [ns]


Implementation and Microbenchmarks

Task queue operations

- Average enqueue time: 114.3 [µs]
 2 PCIe transactions: 110 [µs] (95%)
 (120 tasks)
- Average dequeue time: 0.4 [µs]
 (128 threads/TB, 120 TBs)

- 1. Introduction
- 2. Related Work
- 3. CUDA Architecture
- 4. System Design
- 5. Implementation and Microbenchmarks
- 6. Case Study: Molecular Dynamics
- 7. Conclusion and Future Work
- 8. References

Molecular Dynamics
Newtonian dynamics of
molecule/atom behavior



Gaussian distribution of helium atoms in a 3D box




Figure 5: Relative speedup over Solution 1 versus system size (1 GPU)




Figure 6: Workload patterns




Figure 7: Runtime for different load patterns




Figure 8: Relative speedup over Solution 1 versus system size (4 GPUs)




Figure 9: Speedup versus number of GPUs




Figure 10: Dynamic load on GPUs

- 1. Introduction
- 2. Related Work
- 3. CUDA Architecture
- 4. System Design
- 5. Implementation and Microbenchmarks
- 6. Case Study: Molecular Dynamics
- 7. Conclusion and Future Work
- 8. References

Conclusion and Future Work

Conclution

- the design of a dynamical load balance task queue scheme on single- and multi-GPU systems
- excellent speedup and performance improvement at a molecular dynamics application.

Future Work

 beneficial to other load imbalanced problems on GPUenabled systems.

Comments

- Solution TQ have no defect?
 What are the points we should consider?
- How about the multi-CPU, multi-GPU situation ?
- OSS queue library should be available for further researches.
- Does CUDA have any plans to support these kind of queue schema?

- 1. Introduction
- 2. Related Work
- 3. CUDA Architecture
- 4. System Design
- 5. Implementation and Microbenchmarks
- 6. Case Study: Molecular Dynamics
- 7. Conclusion and Future Work
- 8. References

References

[1] Whitepaper NVIDIA's Next Generation CUDA Compute Architecture Fermi http://www.nvidia.com/content/PDF/fermi-white-papers/NVIDIA-Fermi-Compute Architecture-Whitepaper.pdf

[2] NVIDIA CUDA C Programming Guide http://developer.download.nvidia.com/compute/cuda/3 1/toolkit/docs/NVIDIA CUDA C ProgrammingGuide 3.1.pdf