

14R33003 – Jian Guo (Matsuoka Lab)

HPC2014

@ Tokyo Institute of Technology (2014/12/1 & 2014/12/8)

In Proceedings of the 26th ACM international conference on Supercomputing (ICS '12). ACM, New York, NY, USA, 59-68. DOI=10.1145/2304576.2304587http://doi.acm.org/10.1145/2304576.2304587



- UniFI: Leveraging Non-Volatile Memories for a Unified Fault Tolerance and Idle Power Management Technique
 - Somayeh Sardashti₁, David A. Wood₁
 - 1. University of Wisconsin-Madison



Outline

- Introduction
- 2. Synergy between fault tolerance and power management
- Background in non-volatile memory technologies 3.
- 4.
- Evaluation setup and Evaluation 5.
- 6. Conclusions
- 7. Discussion

Unifi: a unified technique for fault tolerance and idle power management

Contradiction for fault tolerance and power management

Reliability

Decreasing device sizes Increasing device count

- Increasing the likelihood of both transient and permanent faults
- Using more power





UniFl

- memory multi-core systems
- range of transient and permanent faults.

Very low performance and energy overheads

• A technique for fault tolerance and idle power management in shared

• Emerging non-volatile memory technologies to provide an energyefficient lightweight checkpoint mechanism to recover from a wide

Introduction of UniFI

- Using a novel combination of lazy flushing, in-cache logging, and safe common case of fault-free execution, allowing frequent checkpointing.
- provide efficient idle power management.

• The synergies between fault-tolerance and idle power management.

replacement—that incurs low performance and energy overheads in the

• UniFI has the unique characteristics of resistive memories to efficiently recover from a wide range of permanent and transient faults and to

Synergy between fault tolerance and power management

Table 1. Taxonomy of fault tolerance and power management techniques.

		System Reliability			
		Tends to hurt	Neutral	Tends to help	
/er	Tends to hurt	N/A	N/A	High-overhead global checkpointing [7],[24],[25], and redundancy [40] mechanisms	
System Pow	Neutral	N/A	N/A	Power-aware reliability techniques [41], Rebound [45]	
	Tends to help	Aggressive power management techniques [38][42]	Razor [39], MS-ECC [47], Word- disable and Bit-fix schemes [48], heterogeneous LLC [46]	UniFI [New]	

Background in non-volatile memory technologies

Power has become a primary design constraint for multicore processors and systems.

- Phase-Change Memory (PCM)
- Spin-Torque Transfer Magneto-resistive RAM (STT-MRAM)

All promise scalability, non-volatility, high density, and energy-efficiency.

UniFI System Model



Figure 1. A general view of a multicore system with UniFI's support.

Idle Power Management Mechanisms



Figure 2. Different idle power management techniques.

Using non-volatile memory technologies and its efficient checkpointing mechanism to provide both fast transitioning and very low power system-level sleep mode.



UniFI Checkpointing Mechanisms



Figure 3. different phases of creating a checkpoint (a) and rollback recovery from different faults.

Checkpoint Mechanisms(Checkpointing at Processors)

Processor registers



UniFI Checkpointing Mechanism at caches



Figure 4. UniFI checkpointing mechanism.

Checkpoint Mechanisms (Logging Updates at the Shared Cache)

UniFI logs data updates to the L2 cache by storing their physical addresses and old data as log entries. It also caches logs in the L2 cache, in the same memory bank.

- UniFI avoids extra costs of special log buffers, high energy and performance overheads of storing logs in the main memory.
- Recovering is fast and energy efficient.



Figure 1. A general view of a multicore system with UniFI's support.

Checkpoint Mechanisms (Synchronization and Rollback Recovery)



Restore checkpoints in parallel Reading and unrolling them via load/store

Reads and undoes the checkpoint logs

UniFI Idle Power Management Mechanisms(a)



power emergency or a detected idle period.

fode ►Time

This mechanism is mostly useful for emergencies, such as thermal emergencies and power outage, since it does not let the previous job commit

UniFI Idle Power Management Mechanisms(b)



Evaluation setup

Table 2. Simulation Parameters

Cores	8 OOO cores, 4GHz frequency, 4-wide issue, 192 physical registers		L2 Cache Parameters	4MB SRAM	4MB STT-MRAM
L1 Caches Private, 32-KB iL1/dL1, 4-way associa 3-cycle access latency		,	Rd/Wrt Latency (core cycle)	10/10	8/24
L2 Caches	Shared, 4-MB, 8-way associative, 8 banks, 8-cycle Read latency, 24-cycle Write		Leakage Power (mW)	6578	3343
	latency, MESI Coherency		Memory Parameters	DRAM	PCM
Main Memory	4GB, 16 banks, 400MHz bus frequency		tCL/tRCD/tWTR/tWR/tRTP/ tRP/tCCD/tWL (mem cycle)	5/5/3/6/3/5/ 4/4	5/22/3/6/3/60/4 /4
Checkpointing2 checkpoints, 400K cycles (0.1ms)Parameterscheckpointing interval			Energy per Rd/Wrt (pJ/bit)	1.17/0.39	2.47/16.82

Table 4. Component power consumption of a typical blade with/without power management techniques

Blade Components	Active Power	Idle Power	Sleep Power with PowerNap	Sleep Power with UniFI
CPU Chip	80-150W	12-20W	6.8W	0W
DRAM DIMMs	3.5-5W	1.8-2.5W	1.6W	0 W
Other modules (PSU, SSD, etc.)	110-262W	210-230W	2 W	2 W
Total	450W	270W	10.4W	2W

Table 3. STT-MRAM cache and PCM memory parameters

Evaluation setup

PARSEC (Blackscholes, Bodytrack, Canneal, Fluidanimate, Freqmine, Streamcluster, and Swaptions),

Benchmarks

SPEComp (Ammp, Applu, Equake, Fma3d, Gafort, Mgrid, Swim, and Wupwise), and commercial workloads (Apache, Oltp, Jbb, and Zeus)

Evaluation (Baseline)

SRAM-DRAM	4-MB SRAM L2\$, DRA
STT-PCM w/o techs	4-MB STT-MRAM memory
STT-PCM w techs (our baseline)	4-MB SRAM L2\$, P extra techniques applied
STT-PCM w large cache	e 8-MB SRAM L2\$, P extra techniques applied

1. evaluate our baseline system and study impacts of using non-volatile memories.

2. evaluate UniFl' s checkpointing mechanism and idle power management.



Performance and energy of baseline configurations normalized to SRAM-DRAM baseline system



Figure 6. Performance of different baseline configurations.



Figure 7. Energy of different baseline configurations.

STT-MRAM and PCM system without any extra technique (the second configuration) is on average 1.5x slower and requires 1.2x more energy than a SRAM-DRAM system.

Evaluation: UniFl

The main sources of UniFI's overheads are:

caching logs in the L2 cache &

cleaning L1 caches.



Figure 8. Breakdown of UniFI's performance overhead over the baseline.



Figure 9. Breakdown of UniFI's energy overhead over the baseline.



Evaluation: UniFl' s checkpointing mechanism





Figure 10. UniFI's power savings and relative response time for server workloads Breakdown of UniFI's

How it saves power by eliminating idle power.

Conclusions

- reliability and power management together.
- range of applications.

• UniFl, a unified technique that addresses two critical challenges of

• UniFI less than 2% performance and energy overheads for a wide

• UniFI can reduce average power by up to 82% by leveraging its low overhead checkpointing mechanism and non-volatile memories.

Discussion

- much higher checkpointing overheads.
- Not enough information about logging updates.
- cache also lead to more power overhead.

• This is a coarse-grained system level checkpoints which may tolerate

• The UniFI needs larger cache for better performance, however, more

Thanks for your listening!